AMENDMENTS TO THE CLAIMS

Claim 1 (previously presented): A data transfer interface, comprising:

a first data bus, said first data bus including a first bus segment and a second bus segment, each of said first bus segment and said second bus segment including a first number of data paths, and each data path of said second bus segment being separate and not directly connected to any data path of said first bus segment;

a second data bus having a second number of data paths;

an interface circuit connected between said first and second data buses, wherein said interface circuit is configured to selectively receive data on said first data bus and place said data on said second data bus, said interface circuit being connected to said first data bus between said first and second bus segments of said first data bus for passing data through from said first bus segment to said second bus segment and from said second bus segment to said first bus segment.

Claim 2 (original): The interface of claim 1, wherein said interface circuit further comprises at least one of a multiplexer and demultiplexer that performs a data rate conversion between said first and second data buses.

Claim 3 (original): The interface of claim 2, wherein said interface circuit further comprises a multiplexer and a demultiplexer which perform data rate conversions for data received on said first data bus that is placed on said second data bus and for data received on said second data bus that is placed on said first data bus.

Application No.: 09/741,821

Docket No.: M4065.0406/P406

Claim 4 (original): The interface of claim 1, wherein said interface circuit further

comprises at least one of a coder and decoder that performs at least one of a data

encoding and decoding conversion between said first and second data buses.

Claim 5 (original): The interface of claim 1, wherein said interface circuit further

comprises a voltage converter that performs a voltage level conversion between said

first and second data buses.

Claim 6 (original): The interface of claim 1, wherein said first number of data paths is

less than said second number of data paths.

Claim 7 (original): The interface of claim 1, wherein said second data bus is connected

to at least one memory device.

Claim 8 (original): The interface of claim 1, wherein said first data bus is connected to

a memory controller.

Claim 9 (original): The interface of claim 1, wherein said first data bus is connected to

a processor.

Docket No.: M4065.0406/P406

Claim 10 (original): The interface of claim 1, wherein said interface circuit is connected to said first bus segment of said first data bus via a first set of I/O pins and to said second bus segment via a second set of I/O pins, and I/O pins of said first set are connected to respective I/O pins of said second set.

Claim 11 (original): The interface of claim 1, wherein said first data bus operates at a first data rate faster than a second data rate at which said second data bus operates.

Claim 12 (original): The interface of claim 1, wherein said first data bus operates at a first voltage level less than a second voltage level at which said second data bus operates.

Claim 13 (original): The interface of claim 1, wherein said first data bus transmits analog signals.

Claim 14 (original): The interface of claim 1, wherein said first data bus transmits digital signals.

Docket No.: M4065.0406/P406

Claim 15 (original): The interface of claim 1, wherein said first data bus transmits

radio-frequency (RF) signals.

Claim 16 (original): The interface of claim 1, wherein said interface circuit selects data

for receipt from said first data bus according to a selection signal received on a

command and address bus.

Claim 17 (original): The interface of claim 1, wherein said interface circuit is further

configured to selectively receive data on said second data bus and place said data on

said first data bus.

Claim 18 (original): The interface of claim 17, wherein said interface circuit selects data

for receipt from said second data bus according to a selection signal received on a

command and address bus.

Claim 19 (original): The interface of claim 1, wherein said first data bus is a multidrop

bus.

Claim 20 (original): The interface of claim 1, wherein said first data bus is a

substantially stubless data bus.

Claim 21 (previously presented): A memory module, comprising:

at least one memory device;

a data transfer interface connected to a first data bus and to said at least one memory device by a second data bus, said data transfer interface comprising:

a first bus segment of said first data bus, said first data bus having a first number of data paths and said second data bus having a second number of data paths;

a second bus segment of said first data bus, said second bus segment having said first number of data paths, each of said data paths in said second bus segment being separate and not directly connected to any of said data paths in said first bus segment;

an interface circuit connected between said first and second data buses, wherein said interface circuit is configured to selectively receive data on said first data bus and place said data on said second data bus, said interface circuit being connected to said first data bus between said first and second bus segments of said first data bus for passing data through from said first bus segment to said second bus segment and from said second bus segment to said first bus segment.

Claim 22 (original): The memory module of claim 21, wherein said interface circuit further comprises at least one of a multiplexer and demultiplexer that performs a data rate conversion between said first and second data buses.

Claim 23 (original): The memory module of claim 22, wherein said interface circuit further comprises a multiplexer and a demultiplexer which perform data rate conversions for data received on said first data bus that is placed on said second data bus and for data received on said second data bus that is placed on said first data bus.

Claim 24 (original): The memory module of claim 21, wherein said interface circuit further comprises at least one of a coder and decoder that performs at least one of a data encoding and decoding conversion between said first and second data buses.

Claim 25 (original): The memory module of claim 21, wherein said interface circuit further comprises a voltage converter that performs a voltage level conversion between said first and second data buses.

Claim 26 (original): The memory module of claim 21, wherein said first number of data paths is less than said second number of data paths.

Claim 27 (original): The memory module of claim 21, wherein said first data bus is connected to a memory controller.

Claim 28 (original): The memory module of claim 21, wherein said first data bus is connected to a processor.

Claim 29 (original): The memory module of claim 21, wherein said interface circuit is connected to said first bus segment of said first data bus via a first set of I/O pins and to said second bus segment via a second set of I/O pins, and I/O pins of said first set are connected to respective I/O pins of said second set.

Claim 30 (original): The memory module of claim 21, wherein said first data bus operates at a first data rate faster than a second data rate at which said second data bus operates.

Claim 31 (original): The memory module of claim 21, wherein said first data bus operates at a first voltage level less than a second voltage level at which said second data bus operates.

Claim 32 (original): The memory module of claim 21, wherein said first data bus transmits analog signals.

Claim 33 (original): The memory module of claim 21, wherein said first data bus transmits digital signals.

Docket No.: M4065.0406/P406

Claim 34 (original): The memory module of claim 21, wherein said first data bus

transmits radio-frequency (RF) signals.

Claim 35 (original): The memory module of claim 21, wherein said interface circuit

selects data for receipt from said first data bus according to a selection signal received

on a command and address bus.

Claim 36 (original): The memory module of claim 21, wherein said interface circuit is

further configured to selectively receive data on said second data bus and place said

data on said first data bus.

Claim 37 (original): The memory module of claim 36, wherein said interface circuit

selects data for receipt from said second data bus according to a selection signal

received on a command and address bus.

Claim 38 (original): The memory module of claim 21, wherein said first data bus is a

multidrop bus.

Claim 39 (original): The memory module of claim 21, wherein said first data bus is a substantially stubless data bus.

Claim 40 (previously presented): A data exchange system, comprising:

a first data bus, said first data bus including at least a first bus segment and a second bus segment, each of said first bus segment and said second bus segment including a same plurality of data paths, and each data path of each said bus segment being separate and not directly connected to any data path of any other of said bus segments;

a controller connected to place data on and receive data from said first data bus;

a processor connected to said controller via a second data bus, and

a data transfer interface circuit connected to said first data bus and to a third data bus, wherein said interface circuit is configured to selectively receive data on said first data bus and place said data on said third data bus, said interface circuit being connected to said first data bus between said first and second bus segments of said first data bus for passing data through from said first bus segment to said second bus segment and from said second bus segment to said first bus segment.

Claim 41 (previously presented): A data exchange system, comprising:

a first data bus, said first data bus including at least a first bus segment and a second bus segment, each of said first bus segment and said second bus segment including a

same plurality of data paths, and each data path of each bus segment being separate

and not directly connected to any data path of any other of said bus segments;

a processor connected to place data on and receive data from said first data bus; and

a data transfer interface circuit connected to said first data bus and to a second data

bus, wherein said interface circuit is configured to selectively receive data on said first

data bus and place said data on said second data bus, said interface circuit being

connected to said first data bus between said first and second bus segments of said first

data bus for passing data through from said first bus segment to said second bus

segment and from said second bus segment to said first bus segment.

Claim 42 (cancel):

Claims 43-45 (canceled):

Claim 46 (previously presented): A method of data communication between devices in

an electronic circuit, comprising:

connecting a first port of an interface circuit having first and second sets of I/O pins to

respective first and second segments of a first data bus that operates at a first data rate;

connecting a second port of said interface circuit to a second data bus that operates at a

second data rate;

receiving and transmitting data on said first data bus using said first and second sets of I/O pins of said first port;

receiving and transmitting data on said second data bus using said second port;

selectively converting data received from one of said first and second data buses at one of said first and second ports for use on the other of said first and second data buses; and

passing data on said first data bus from said first bus segment to said second bus segment and from said second bus segment to said first bus segment via said interface circuit; and

wherein each of said first and second segments of said first data bus have a same number of data paths and each data path in said first segment of said first data bus is not directly connected to any data path in said second segment of said first data bus.

Claim 47 (original): A method as in claim 46, wherein said selectively converting data includes using a selection signal to determine whether to convert for use on the other of said first and second data buses.

Claim 48 (original): A method as in claim 47, wherein said selective conversion of data is performed when said interface circuit is selected for operation by said selection signal.

Claim 49 (original): A method as in claim 47, wherein said selective conversion of data is not performed when said interface circuit is not selected for operation by said selection signal.

Claim 50 (original): A method as in claim 46, wherein said first data rate is faster than said second data rate.

Claim 51 (original): A method as in claim 46, further comprising converting received data between said first data rate of said first data bus and said second data rate of said second data bus.

Claim 52 (original): A method as in claim 46, further comprising converting received data between a first encoding of said first data bus and a second encoding of said second data bus.

Claim 53 (original): A method as in claim 46, further comprising converting received data between a first voltage level of said first data bus to a second voltage level of said second data bus.

Claim 54 (original): A method as in claim 53, wherein said first voltage level is less than said second voltage level.

Claim 55 (original): A method as in claim 46, wherein said first data bus connects to said first and second sets of I/O pins of said first port using a first bus width different from a second bus width used to connect said second port to said second data bus.

Claim 56 (original): A method as in claim 55, wherein said first bus width is less than said second bus width.

Claim 57 (original): A method as in claim 46, wherein devices of a first technology communicate with said interface circuit using said first data bus and devices of a second technology communicate with said interface circuit using said second data bus.

Claim 58 (original): A method as in claim 57, wherein said devices of said first technology include at least one processor.

Claim 59 (original): A method as in claim 57, wherein said devices of said second technology include at least one memory device.

Claim 60 (original): A method as in claim 46, wherein said looping data bus is a multi-drop bus.

Claim 61 (original): A method as in claim 46, wherein said looping data bus is a substantially stubless data bus.